Design of a Parallel Rendering Processor Architecture with Effective Memory System
نویسندگان
چکیده
منابع مشابه
A Processor Architecture with Effective Memory System for Sort-Last Parallel Rendering
In this paper, a consistency-free memory architecture for sort-last parallel rendering processors with a single frame buffer is proposed to resolve the consistency problem which may occur when more than one rasterizer try to access the data at the same address. Also, the proposed architecture reduces the latency due to pixel cache misses because the rasterizer does not wait until cache miss han...
متن کاملParallel Memory Architecture for TTA Processor
A conflict resolving parallel data memory system for Transport Triggered Architecture (TTA) is described. The architecture is generic and reusable to support various application specific designs. With parallel memory, more area and power consuming multi-port memory can be replaced with single-port memory modules. Number of ports can be increased over what is available on a design library for mu...
متن کاملParallel Processing System Design with "Propeller" Processor
This is a technical and experimental report of parallel processing, using the "Propeller" chip. Its eight 32 bits processors (cogs) can operate simultaneously, either independently or cooperatively, sharing common resources through a central hub. I introduce this unique processor and discuss about the possibility to develop interactive systems and smart interfaces in media arts, because we need...
متن کاملePUMA: Embedded Parallel DSP Processor Architecture with Unique Memory Access
ePUMA[1] is an ongoing project in the Division of Computer Engineering at Linköping university, Sweden. It is supported by the SSF, Swedish Foundation for Strategic Research. The goal of this project is to develop a Parallel ASIP DSP processor for realtime stream computing. The essential technology is to separate data access kernels from arithmetic computing kernels so as to hide or minimize da...
متن کاملProposal and Design of a Parallel Queue Processor Architecture (PQP)
In this paper, we propose a parallel Queue processor architecture (PQP) that uses Queue data structure for operands and results manipulations. The above architecture project, which started a couple of years ago here at Sowa laboratory, features simple pipeline, compact Queue based instruction set architecture, and is targeted for Internet applications and new class of terminals requiring small ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The KIPS Transactions:PartA
سال: 2006
ISSN: 1598-2831
DOI: 10.3745/kipsta.2006.13a.4.305